8-bit Proprietary Microcontroller смоз

F²MC-8L MB89470 Series

MB89475/P475/PV470

DESCRIPTION

The MB89470 series has been developed as a general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontroller contains a variety of peripheral functions such as 21bit time-base timer, watch prescaler, PWC timer, PWM timer, 8/16-bit timer/counter, external interrupt 1 (edge), external interrupt 2 (level), 10-bit A/D converter, UART/SIO, buzzer, watchdog timer reset.

The MB89470 series is designed suitable for home appliance as well as in a wide range of applications for consumer product.

*: F²MC stands for FUJITSU Flexible Microcontroller.


■ FEATURES


PACKAGES

48-pin Plastic SH-DIP

 Package used QFP package, LQFP package and SH-DIP package for MB89P475, MB89475

MQFP package for MB89PV470







(Continued)

- · High-speed operating capability at low voltage
- Minimum execution time : 0.32 $\mu\text{s}/\text{12.5}\ \text{MHz}$
- F²MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Bit test and branch instructions Bit manipulation instructions, etc.

- Six timers
 PWC timer (also usable as an interval timer)
 PWM timer
 8/16-bit timer/counter × 2
 21-bit timebase timer
 Watch prescaler
- Buzzer 7 frequency types are selectable by software
- External interrupts Edge detection (Selectable edge) : 4 channels Low-level interrupt (Wake-up function) : 5 channels
- A/D converter (8 channels)
 10-bit successive approximation type
- UART/SIO
- Synchronous/asynchronous data transfer capable
- Low-power consumption modes
 Stop mode (Oscillation stops to minimize the current consumption.)
 Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
 Subclock mode (for dual clock product)
 Watch mode (for dual clock product)
- Watch dog timer reset
- I/O ports : Max 39 channels

■ PRODUCT LINEUP

Part number Parameter	MB89475	MB89P475	MB89PV470	
Classification	Mass production products (mask ROM product)	OTP	Piggy-back	
ROM size	16 K \times 8-bit (internal ROM)	16 K × 8-bit (internal PROM, can be written to by FLASH programmer)	32 K × 8-bit (external ROM)	
RAM size	512 ×	8 bits	1 K × 8 bits	
CPU functions	Number of instructions Instruction bit length Instruction length Data bit length Minimum execution time Minimum interrupt processing	: 136 : 8 bits : 1 to 3 bytes : 1, 8, 16 bits : 0.32 μs/12.5 MHz : 2.88 μs/12.5 MHz		
Ports	Output-only ports (N-channel Input-only ports I/O ports (CMOS) Total	: 7 pins : 3 pins (1 pin in product with dual clock) : 29 pins : 39 pins		
21-bit Time-base timer	Interrupt period (0.82 ms, 3.3 ms, 26.2 ms, 419.4 ms) at 10 MHz Interrupt period (0.66 ms, 2.6 ms, 21.0 ms, 335.5 ms) at 12.5 MHz			
Watchdog timer	Reset period (209.7 ms to 41 Reset period (167.8 ms to 33			
Watch prescaler	17 bits Interrupt cycle : 31.25 ms, 0.25 ms, 0.5 s, 1.00 s, 2.00 s, 4.00 s/32.768 kHz for subclock			
Pulse width count timer	t _{inst} *, external) 8-bit reload timer operation (s 32 t _{inst} *, external) 8-bit pulse width measuremen	(supports underflow output, or supports square wave output, o nt operation (supports continue ge, falling edge to falling edge	operating clock period : 1, 4, ous measurement, H width, L	
PWM timer	 8-bit reload timer operation (supports square wave output, operating clock period : 1, 4, 32 t_{inst}*, external) 8-bit resolution PWM operation 			
8/16-bit timer/ counter 1, 2	Can be operated either as a 2-channel 8-bit timer/counter (Timer 1 and Timer 2, each with its own independent operating clock cycle), or as one 16-bit timer/counter In Timer 1 or 16-bit timer/counter operation, event counter operation (external clock-trig- gered) and square wave output capable			
8/16-bit timer/ counter 3, 4	Can be operated either as a 2-channel 8-bit timer/counter (Timer 3 and Timer 4, each with its own independent operating clock cycle), or as one 16-bit timer/counter In Timer 3 or 16-bit timer/counter operation, event counter operation (external clock-triggered) and square wave output capable			
External interrupt	4 independent channels (selectable edge, interrupt vector, request flag) 5 channels (low level interrupt)			

(Continued)

(Continued)

Part number Parameter	MB89475	MB89P475	MB89PV470	
A/D converter	10-bit resolution \times 8 channels A/D conversion function (conversion time : 60 t _{inst} *) Supports repeated activation by internal clock.			
UART/SIO	Synchronous/asynchronous data transfer capable (Max baud rate : 78.125 Kbps at 10 MHz) (7 and 8 bits with parity bit ; 8 and 9 bits without parity bit)			
Buzzer output	7 frequency types (FcH/2 ¹² , FcH/2 ¹¹ , FcH/2 ¹⁰ , FcH/2 ⁹ , FcL/2 ⁵ , FcL/2 ⁴ , FcL/2 ³) are selectable by software.			
Standby mode	Sleep mode, stop mode, subclock mode (dual clock product) and watch mode (dual clock product)			
Process	CMOS			
Operating Voltage	2.2 V to 5.5 V	3.5 V to 5.5 V	2.7 V to 5.5 V	

* : tinst is one instruction cycle (execution time), which can be selected as 1/4, 1/8, 1/16, or 1/64 of main clock.

PACKAGE AND CORRESPONDING PRODUCTS

Package Part number	MB89475	MB89P475	MB89PV470
DIP-48P-M01	0	0	Х
FPT-48P-M05	0	0	Х
FPT-48P-M13	0	0	Х
MQP-48C-P01	Х	Х	0

O : Available

X : Not available

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following point :

• The stack area, etc., is set at the upper limit of the RAM.


2. Current Consumption

- For the MB89PV470, add the current consumed by the EPROM mounted in the piggy-back socket.
- When operating at low speed, the current consumed by the one-time PROM product is greater than that for the mask ROM product. However, the current consumption are roughly the same in sleep or stop mode.
- For more information, see "■ ELECTRICAL CHARACTERISTICS".


3. Oscillation stabilization time after power-on reset


- For MB89PV470, there is no power-on stabilization time after power-on reset.
- For MB89P475, there is power-on stabilization time after power-on reset.
- For MB89475, the power-on stabilization time can be select.
- For more information, refer to "■ MASK OPTIONS".

■ PIN ASSIGNMENTS



(Continued)





N.C. : As connected internally, do not use.

*2 : Pin no. 20 should be left unconnected.

*3 : High current drive type

■ PIN DESCRIPTION

Pin no.		1/0		
LQFP/QFP/ MQFP*2	SDIP*1	Pin name	I/O circuit	Function
17	47	X0		Connection pins for a crystal or other oscillator.
18	48	X1	A	An external clock can be connected to X0. In this case, leave X1 open.
16	46	MODE	В	Input pins for setting the memory access mode. Connect directly to V_{ss} .
14	44	RST	С	Reset I/O pin. The pin is a N-ch open-drain type with pull-up resistor and a hysteresis input. The pin outputs an "L" level when an internal reset request is present. Inputting an "L" level initializes internal cir- cuits.
38 to 31	20 to 13	P00/AN0 to P07/AN7	D	General-purpose I/O port. The pins are shared with the analog inputs for the A/D converter.
30 to 27	12 to 9	P10/INT10 to P13/INT13	Е	General-purpose I/O port. A hysteresis input for INT10 to INT13. The pin is shared with an external interrupt 1 input.
26	8	P14/EC1	Е	General-purpose I/O port. A hysteresis input for EC1. The pin is shared with the 8/16 bit timer 1 input.
25	7	P15/TO1	F	General-purpose I/O port. The pin is shared with the output of 8/16-bit timer 1.
24	6	P16/EC2	E	General-purpose I/O port. A hysteresis input for EC2. The pin is shared with the 8/16 bit timer 2 input.
23	5	P17/TO2	F	General-purpose I/O port. The pin is shared with the output of 8/16-bit timer 2.
13	43	P20/SCK1	E	General-purpose I/O port. A hysteresis input for SCK1. The pin is shared with the clock I/O of UART/SIO 1.
12	42	P21/SO1	F	General-purpose I/O port. The pin is shared with the serial data output of UART/SIO 1.
11	41	P22/SI1	Е	General-purpose I/O port. A hysteresis input for SI1. The pin is shared with the serial data input of UART/SIO 1.
10	40	P23/PWC	Е	General-purpose I/O port. A hysteresis input for PWC. This pin is shared with PWC input.
9	39	P24/PWM	F	General-purpose input port. This pin is shared with PWM output.
8	38	P25/SI2	E	General-purpose I/O port. A hysteresis input for SI2. The pin is shared with the serial data input of UART/SIO 2.

(Continued)

Pin no.				Function	
LQFP/QFP/ MQFP*2	SDIP*1	Pin name I/O circuit			
6	36	P26/SO2	F	General-purpose I/O port. The pin is shared with the serial data output of UART/SIO 2.	
5	35	P27/SCK2	E	General-purpose I/O port. A hysteresis input for SCK2. The pin is shared with the clock I/O of UART/SIO 2.	
4	34	P30/BUZ	G	N-channel open-drain output. The pin is shared with buzzer output.	
3 to 1, 48 to 46	33 to 28	P31 to P36	G	N-channel open-drain output.	
			Н	General-purpose input port. (single clock system)	
21	3	P40/X0A	A	Connection pins for a crystal or other oscillator. (dual clock system) An external clock can be connected to X0A. In this case, leave X1A open.	
			Н	General-purpose input port. (single clock system)	
22	4	P41/X1A	A	Connection pins for a crystal or other oscillator. (dual clock system) An external clock can be connected to X0A. In this case, leave X1A open.	
15	45	P42	Н	General-purpose input port.	
45 to 41	27 to 23	P50/INT20 to P54/INT24	Е	General-purpose I/O port. A hysteresis input for INT20 to INT24. The pin is shared with an external interrupt 2 input.	
20	2	С	_	Capacitor connection pin *3	
7	37	Vcc		Power supply pin (+5 V) .	
19	1	Vss		Power supply pin (GND) .	
40	22	AVcc		A/D converter power supply pin.	
39	21	AVss		A/D converter power supply pin. Use at the same voltage level as V_{ss} .	

*1 : DIP-48P-M01


*2: FPT-48P-M05/FPT-48P-M13/MQP-48C-P01

*3 : When MB89475 or MB89PV470 is used, this pin will become a N.C. pin without internal connection. When MB89P475 is used, connect this pin to an external 0.1 μ F capacitor to ground.

Pin no.	Pin		Eurotion	
MQFP*	name	I/O	Function	
49	V _{pp}	0	"H" level output pin	
50 51 52 53 54 55 58 59 60	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins.	
61 62 63	01 02 03	Ι	Data input pins.	
64	Vss	0	Power supply pin (GND) .	
65 66 67 68 69	O4 O5 O6 O7 O8	I	Data input pins.	
70	CE	0	Chip enable pin for the ROM. Outputs "H" in standby mode.	
71	A10	0	Address output pin.	
73	OE	0	Output enable pin for the ROM. Always outputs "L".	
75 76 77 78 79	A11 A9 A8 A13 A14	0	Address output pins.	
80	Vcc	0	Power supply pin for the EPROM.	
56 57 72 74	N.C.		Internally connected pins. Always leave open.	


*: MQP-48C-P01

■ I/O CIRCUIT TYPE



(Continued)

(Continued)



HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ ELECTRICAL CHARACTERISTICS" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D Converter

Connect to be AVcc = Vcc and AVss = Vss even if the A/D converter is not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although V_{cc} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{cc} ripple fluctuations (P-P value) will be less than 10% of the standard V_{cc} value at the commercial frequency (50 Hz to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

7. Note to noise in the External Reset Pin (RST)

If the reset pulse applied to the external reset pin (\overline{RST}) does not meet the specifications, it may cause malfunctions. Use causion so that the reset pulse less than the specifications will not be fed to the external reset pin (\overline{RST}).

■ PROGRAMMING OTPROM IN MB89P475 WITH SERIAL PROGRAMMER

1. Programming the OTPROM with serial programmer

• All OTP products can be programmed with serial programmer.

2. Programming the OTPROM

• To program the OTPROM using FUJITSU MCU programmer MB91919-001.

Inquiry : Fujitsu Microelectronics Asia Pte Ltd. : TEL (65) -2810770

FAX (65) -2810220

3. Programming Adapter for OTPROM

• To program the OTPROM using FUJITSU MCU programmer MB91919-001, use the programming adapter listed below.

Package	Compatible socket adapter
DIP-48P-M01	MB91919-805+MB91919-800
FPT-48P-M05	MB91919-806+MB91919-800
FPT-48P-M13	MB91919-807+MB91919-800

Inquiry : Fujitsu Microelectronics Asia Pte Ltd. : TEL (65) -2810770

FAX (65) -2810220

4. **OTPROM Content Protection**

For product with OTPROM content protection feature (MB89P475-102, MB89P475-202), OTPROM content can be read using serial programmer if the OTPROM content protection mechanism is not activated.

One predefined area of the OTPROM (FFFC_H) is assigned to be used for preventing the read access of OTPROM content. If the protection code "00H" is written in this address (FFFC_H), the OTPROM content cannot be read by any serial programmer.

Note : The program written into the OTPROM cannot be verified once the OTPROM protection code is written ("00H" in FFFCH) . It is advised to write the OTPROM protection code at last.

5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

■ PROGRAMMING OTPROM IN MB89P475 WITH PROGRAMMER

1. Programming OTPROM with parallel programmer

 Only products without protection feature (i.e. MB89P475-101 and MB89P475-201) can be programmed with parallel programmer. Product with protection feature (i.e. MB89P475-102 and MB89P475-202) cannot be programmed with parallel programmer.

2. ROM Writer Adapters and Recommended ROM Writers

• The following shows ROM writer adapters and recommended ROM writers.

Package	Applicable adapter model	Recommended writer
DIP-48P-M01	ROM2-48SD-32DP-8LA	AF9708*
FPT-48P-M05	ROM2-48LQF-32DP-8LA2	AF9709*
FPT-48P-M13	ROM2-48QF-32DP-8LA2	AF9723*

Ando Electric Co., Ltd. (Parallel programmer)

* : For the version of the programmer, contact the Flash Support Group, Inc.

Fujitsu Microelectronics Asia Pte Lto	d (Serial programmer)
	J. (Ochai programmer)

Package	Applicable adapter model	Recommended writer
DIP-48P-M01	MB91919-601	
FPT-48P-M05	MB91919-602	MB91919-001
FPT-48P-M13	MB91919-603	

Inquiries : Fujitsu Microelectronics Asia	Pte Ltd. : TEL (65) -2810770
Sunhayato Corp.	: TEL 81-(3)-3984-7791
	FAX 81-(3)-3971-0535
	E-mail : adapter@sunhayato.co.jp
Flash Support Group, Inc	: FAX 81-(53)-428-8377
	E-mail : support@j-fsg.co.jp

3. Writing data to the OTPROM

- (1) Set the OTPROM writer for the CU50-OTP (device code : cdB6DC) .
- (2) Load the program data to the OTPROM writer.
- (3) Write data using the OTPROM writer.

4. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TVM

2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer : Sunhayato Corp.) listed below.


Package	Adapter socket part number
LCC-32 (Square)	ROM-32LC-28DP-S

Inquiry : Sunhayato Corp. : TEL 81-(3)-3984-7791

FAX 81-(3)-3971-0535 E-mail : adapter@sunhayato.co.jp

3. Memory Space


Memory space in each mode is diagrammed below.



4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256.


- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.



CPU CORE

1. Memory Space


The microcontrollers of the MB89470 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89470 series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following registers are provided :

Program counter (PC)	: A 16-bit register for indicating instruction storage positions
Accumulator (A)	: A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T)	: A 16-bit register which performs arithmetic operations with the accumulator. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX)	: A 16-bit register for index modification
Extra pointer (EP)	: A 16-bit pointer for indicating a memory address
Stack pointer (SP)	: A 16-bit register for indicating a stack area
Program status (PS)	: A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

ule for Conversion of Actual Addresses of the General-purpose Register Area																
											RP			Lowe	r OP c	odes
	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	R1	R0	b2	b1	b0
	¥	¥	¥	¥	¥	¥	¥	¥	+	¥	¥	+	¥	•	¥	¥
Generated addresses	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag : Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	I	↑
1	0	2	↓ I
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.


- Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.
- V-flag : Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out vallue in the case of a shift instruction.

The following general-purpose registers are provided :

General-purpose registers : An 8-bit resister for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 32 banks can be used on the MB89470 series. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

Address	Register name	Register Description	Read/Write	Initial value
00н	PDR0	Port 0 data register	R/W	XXXXXXXXB
01н	DDR0	Port 0 data direction register	0000000в	
02н	PDR1	Port 1 data register	R/W	XXXXXXXX
03н	DDR1	Port 1 data direction register	W*	0000000в
04н	PDR2	Port 2 data register	R/W	0000000в
05н		(Reserved)	L	
06н	DDR2	Port 2 data direction register	R/W	0000000в
07н	SYCC	System clock control register	R/W	-XXMM-00в
08н	STBC	Standby control register	R/W	0001XXXX _в
09н	WDTC	Watchdog timer control register	W*	0ХХХХв
0Ан	TBTC	Timebase timer control register	R/W	00000в
0Вн	WPCR	Watch prescaler control register	R/W	000000в
0Сн	PDR3	Port 3 data register	R/W	-1111111в
0Dн	PDR4	Port 4 data register	R	ХХХв
0Eн	RSFR	Reset flag register	R	ХХХХв
0 F н	BUZR	Buzzer register	R/W	000в
10н	PDR5	Port 5 data register	R/W	XXXXXB
11н	DDR5	Port 5 data direction register	R/W	00000в
12н, 13н		(Reserved)	1 1	
14 H	T4CR	Timer 4 control register	R/W	000000Х0в
15 н	T3CR	Timer 3 control register	R/W	000000Х0в
16 н	T4DR	Timer 4 data register	R/W	XXXXXXXX
17 н	T3DR	Timer 3 data register	R/W	XXXXXXXX
18 н	T2CR	Timer 2 control register	R/W	000000Х0в
19 н	T1CR	Timer 1 control register	R/W	000000Х0в
1Ан	T2DR	Timer 2 data register	R/W	XXXXXXXX
1Bн	T1DR	Timer 1 data register	R/W	XXXXXXXX
1Cн to 1Fн		(Reserved)	1 1	
20н	ADC1	A/D control register 1	R/W	-00000X0в
21н	ADC2	A/D control register 2	R/W	-0000001в
22н	ADDH	A/D data register (Upper byte)	R	ХХв
23н	ADDL	A/D data register (Lower byte)	R	XXXXXXXX
24н	ADER	A/D input enable register	R/W	11111111в
25н		(Reserved)	1 1	
26н	SMC11	UART/SIO serial mode control register 11	R/W	0000000в

(Continued)

Address	Register name	Register Description	Read/Write	Initial value
27н	SMC12	UART/SIO serial mode control register 12	R/W	0000000в
28н	SSD1	UART/SIO serial status and data register 1	R	00001в
29н	SIDR1/SODR1	UART/SIO serial data register 1	R/W *	XXXXXXXXB
2Ан	SRC1	UART/SIO serial rate control register 1	R/W	XXXXXXXXB
2Вн	SMC21	UART serial mode control register 21	R/W	0000000в
2Сн	SMC22	UART serial mode control register 22	R/W	0000000в
2Dн	SSD2	UART serial status and data register 2	R	00001в
2Ен	SIDR2/SODR2	UART serial data register 2	R/W *	XXXXXXXXB
2 F н	SRC2	UART serial rate control register 2	R/W	XXXXXXXXAB
30н	EIC1	External interrupt 1 control register 1	R/W	0000000в
31н	EIC2	External interrupt 1 control register 2	R/W	0000000в
32н	EIE2	External interrupt 2 enable register	R/W	00000в
33н	EIF2	External interrupt 2 flag register	R/W	Ов
34н	PCR1	PWC control register 1	R/W	0-0000в
35н	PCR2	PWC control register 2	R/W	0000000в
36н	PLBR	PWC reload buffer register	R/W	XXXXXXXXAB
37н		(Reserved)		
38н	CNTR	PWM timer control register	R/W	0-0000000в
39н	COMR	PWM timer compare register	W*	XXXXXXXXAB
ЗАн to 6Fн		(Reserved)		
70 н	PURC0	Port 0 pull up resistor control register	R/W	11111111в
71 н	PURC1	Port 1 pull up resistor control register	R/W	11111111в
72н	PURC2	Port 2 pull up resistor control register	R/W	11111111в
73н	PURC3	Port 3 pull up resistor control register	R/W	-1111111в
74 H		(Reserved)		
75 H	PURC5	Port 5 pull up resistor control register	R/W	1111в
76н to 7Ан	1	(Reserved)	I	
7Вн	ILR1	Interrupt level setting register 1	W*	11111111в
7Сн	ILR2	Interrupt level setting register 2	W*	11111111в
7Dн	ILR3	Interrupt level setting register 3	W*	11111111в
7Ен	ILR4	Interrupt level setting register 4	W*	11111111в
7 F н		(Reserved)	I	

*: Bit manipulation instruction cannot be used.

• Read/write access symbols

- R/W : Readable and writable
- R : Read-only
- W : Write-only

• Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- : Unused bit.
- M : The initial value of this bit is determined by mask option.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Deremeter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Reindiks
Power supply voltage	Vcc AVcc	Vss - 0.3	Vss + 6.0	V	AVcc must not exceed Vcc
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V	
Output voltage	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level maximum output current	lol	—	15	mA	
"L" level average output current	IOLAV1		4	mA	Average value (operating current × operating rate) P00 to P07, P10 to P17, P20 to P27, P50 to P54, RST
	Iolav2	_	12	mA	Average value (operating current × operating rate) P30 to P36
"L" level total maximum output current	ΣΙοι		100	mA	
"L" level total average output current	Σ Iolav		40	mA	Average value (operating current × operating rate)
"H" level maximum output current	Іон	—	-15	mA	
"H" level average output current	Іонач	_	-2	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣІон		-50	mA	
"H" level total average output current	ΣΙοήαν		-20	mA	Average value (operating current × operating rate)
Power consumption	PD		300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks			
Falameter	Symbol	Min	Max	Onit	Kennarka			
		2.2*	5.5	V	Operation assurance range	MB89475		
Power supply voltage	Vcc	3.5*	5.5	V	Operation assurance range	MB89P475		
r ower supply voltage	AVcc	Vcc		V	Operation assurance range	MB89PV470		
		1.5	5.5	V	Retains the RAM state in stop mode			
Operating temperature	TA	-40	+85	°C				

* : These values depend on the operating conditions and the analog assurance range. See "Operating Voltage vs. Main Clock Operating Frequency" and "5. A/D Converter Electrical Characteristics."



Operating Voltage vs. Main Clock Operating Frequency

"Operating Voltage vs. Main Clock Operating Frequency" indicates the operating frequency of the external oscillator at an instruction cycle of 4/FcH.

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

				= 5.0 V, AV	Value	= 0.0 V, IA		°C to +85 °C)
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks
"H" level	Vін	P00 to P07, P10 to P17, P20 to P27, P40 to P42, P50 to P54		0.7 Vcc		Vcc + 0.3	V	
input voltage	Vihs	RST, MODE, EC1, EC2, SCK1, SI1, SCK2, SI2, PWC, INT10 to INT13, INT20 to INT24		0.8 Vcc	_	Vcc + 0.3	V	
"L" level	Vil	P00 to P07, P10 to P17, P20 to P27, P40 to P42, P50 to P54		Vss-0.3		0.3 Vcc	V	
input voltage	Vi∟s	RST, MODE, EC1, EC2, SCK1, SI1, SCK2, SI2, PWC, INT10 to INT13, INT20 to INT24		Vss-0.3		0.2 Vcc	V	
Open-drain output pin application voltage	Vd	P30 to P36		Vss-0.3	_	Vcc + 0.3	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P50 to P54	Іон = -2.0 mA	4.0	_		V	
"L" level output voltage	Vol1	P00 to P07, P10 to P17, P20 to P27, P50 to P54, RST	lo∟ = 4.0 mA		_	0.4	V	
	Vol2	P30 to P36	IoL = 12.0 mA			0.4	V	
Input leak- age current	lu	P00 to P07, P10 to P17, P20 to P27, P50 to P54	0.45 V < Vı < Vcc	-5	_	+5	μΑ	Without pull-up resistor
Open drain output leakage current	Ilod	P30 to P36	0.45 V < Vı < Vcc	-5	_	+5	μΑ	

 $(AV_{CC} = V_{CC} = 5.0 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

(Continued)

(Continued)

Devementer	Cumbal	Dim	Condition		Value		11:0:4	Domorko
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks
Pull-down resistance	Rdown	MODE	Vı = Vcc	25	50	100	kΩ	Except MB89P475
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P20 to P27, P30 to P36, P50 to P54, RST	VI = 0.0 V	25	50	100	kΩ	When pull-up resistor is selected (ex- cept RST)
	Icc1		$\label{eq:Fch} \begin{split} F_{CH} &= 12.5 \mbox{ MHz} \\ t_{inst} &= 0.32 \mu s \\ Main \mbox{ clock} \\ run \mbox{ mode} \end{split}$	_	7	13	mA	
	Icc2		$\label{eq:Fch} \begin{split} F_{CH} &= 12.5 \text{ MHz} \\ t_{\text{inst}} &= 5.12 \ \mu s \\ Main \ clock \\ run \ mode \end{split}$	_	1	3	mA	
	Iccs1	Vcc	$\label{eq:Fch} \begin{split} F_{CH} &= 12.5 \text{ MHz} \\ t_{\text{inst}} &= 0.32 \ \mu \text{s} \\ Main \ clock \\ sleep \ mode \end{split}$	_	2.5	5	mA	
	Iccs2		$\label{eq:result} \begin{split} F_{CH} &= 12.5 \mbox{ MHz} \\ t_{\text{inst}} &= 5.12 \mu s \\ Main \mbox{ clock} \\ sleep \mbox{ mode} \end{split}$	_	0.7	2	mA	
Power supply	Iccl		Fc∟ = 32.768 kHz	_	37	85	μA	MB89PV470 MB89475
current			Subclock mode		350	785	μA	MB89P475
	Iccls		F _{CL} = 32.768 kHz Subclock sleep mode		11	30	μΑ	
			Fc∟ = 32.768 kHz		1.4	15	μA	MB89PV470 MB89475
	Ісст		Watch mode Main clock stop mode	_	5.6	21	μA	MB89P475
	Іссн		Ta = +25 °C Subclock stop mode		1	10	μΑ	
	la	AVcc	Fсн = 12.5 MHz		2.8	6	mA	A/D converting
	Іан		Ta = +25 °C		1	5	μΑ	A/D stop
Input capacitance	CIN	Other than Vcc, Vss, AVcc, AVss	f = 1 MHz		5	15	pF	

(AVcc = Vcc = 5.0 V, AVss = Vss = 0.0 V, $T_A = -40 \text{ °C to } +85 \text{ °C}$)

4. AC Characteristics


(1) Reset Timing

 $(V_{CC} = 5.0 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ } T_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Condition	Value		Unit	Remarks
Falameter	Symbol	Condition	Min	Max	Unit	Neillai KS
RST "L" pulse width	tzlzн		48 theyl		ns	

Notes : • tHCYL is the oscillation cycle (1/Fc) to input to the X0 pin.

• If the reset pulse applied to the external reset pin (RST) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).




(2) Power-on Reset

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$


Parameter	Symbol	Condition	Val	ue	Unit	Remarks
Falameter	Symbol Condition Min Max		Unit	i indika		
Power supply rising time	tR		—	50	ms	
Power supply cut-off time	toff		1	_	ms	Due to repeated operations


Note : Make sure that power supply rises within the selected oscillation stabilization time. Rapid changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

(),				(AVs	s = Vss =	= 0.0 V,	$T_A = -40 \ ^\circ C$ to +85 $\ ^\circ C$)	
Parameter	Symbol	Pin		Value		Unit	Remarks	
Faialleter			Min	Тур	Мах	Onit		
Clock frequency	Fсн	X0, X1	1		12.5	MHz		
	Fc∟	X0A, X1A		32.768	_	kHz		
Clock cycle time	t HCYL	X0, X1	80		1000	ns		
	t LCYL	X0A, X1A		30.5	_	μs		
Input clock pulse width	Рwн Pwl	X0	20		_	ns		
	Pwhl Pwll	X0A		15.2		μs	External clock	
Input clock rising/falling time	tcr tcr	X0, X0A			10	ns		





(4) Instruction Cycle


Parameter	Symbol	Value	Unit	Remarks
Instruction cycle (minimum execution time)	tinst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/FcH) t_{inst} = 0.32 μs when operating at FcH = 12.5 MHz
		2/Fc∟	μs	t_{inst} = 61.036 μs when operating at F_{CL} = 32.768 kHz

(5) Serial I/O Timing

(Vcc = 5.0 V, AVss = Vss = 0.0 V, T_A = $-40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin	Condition	Value		Unit	
Farameter			Condition	Min	Max	Unit	
Serial clock cycle time	tscyc	SCK1, SCK2		2 tinst*	_	μs	
$SCK \downarrow \to SO \text{ time}$	t slov	SCK1, SO1, SCK2, SO2,	Internal shift	-200	+200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн	SI1, SCK1, SI2, SCK2	clock mode	1/2 tinst*	_	ns	
SCK $\uparrow \rightarrow$ valid SI hold time	tsнix	SCK1, SI1, SCK2, SI2		1/2 t _{inst} *		ns	
Serial clock "H" pulse width	tsнs∟	SCK1, SCK2	External	1 tinst*		μs	
Serial clock "L" pulse width	tslsh			1 tinst*		μs	
$SCK \downarrow \to SO \text{ time}$	t slov	SCK1, SO1, SCK2, SO2	shift clock	0	200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн	SI1, SCK1, SI2, SCK2	mode	1/2 tinst*	_	ns	
SCK $\uparrow \rightarrow$ valid SI hold time	tsнix	SCK1, SI1, SCK2, SI2		1/2 tinst*		ns	

* : For information on tinst, see " (4) Instruction Cycle."



(6) Peripheral Input Timing

(•) · • · · P···· · · · · · · · · · · · · ·		(AVcc = Vcc = 5.0 V, AV)	/ss = Vss =	= 0.0 V,	$T_A = -40$	0 °C to +85 °C			
Parameter	Symbol	Pin	Value		Unit	Remarks			
Farameter	Symbol	FIII	Min	Max	Unit	itema ka			
Peripheral input "H" pulse width 1	tılıH1	INT10 to INT13,	2 tinst*	—	μs				
Peripheral input "L" pulse width 1		INT20 to INT24, EC1, EC2, PWC	2 tinst*	—	μs				
* : For information on t _{inst} , see " (4) Instruction Cycle." $\underbrace{INT10 \text{ to } INT13,}_{INT20 \text{ to } INT24,}_{EC1, EC2,}_{PWC} \qquad \qquad$									

5. A/D Converter Electrical Characteristics

(1) A/D Converter Electrical Characteristics

```
(AVcc = Vcc = 4.5 V to 5.5 V, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)
```


Parameter	Symbol	Pin	Value				Remarks
Faiailletei	Symbol		Min	Тур	Max	Unit	Relliarks
Resolution			_	10	—	bit	
Total error				—	±4.0	LSB	
Linearity error				—	±2.5	LSB	
Differential linearity error			_		±1.9	LSB	
Zero transition voltage	Vот		AVss – 1.5 LSB	AV _{ss} + 0.5 LSB	AV _{ss} + 2.5 LSB	V	
Full-scale transition voltage	Vfst		AV _{cc} – 4.5 LSB	AVcc – 2.5 LSB	AVcc – 0.5 LSB	V	
A/D mode conversion time			_		60 tinst*	μs	
Analog port input current	IAIN	AN0 to		_	10	μΑ	
Analog input voltage	VAIN	AN7	AVss	_	AVcc	V	

* : For information on tinst, see " (4) Instruction Cycle" in "4. AC Characteristics".


(2) A/D Converter Glossary

- Resolution
 Analog changes that are identifiable with the A/D converter
 When the number of bits is 10, analog voltage can be divided into 2¹⁰ = 1024.
- Linearity error (unit : LSB)
 The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1111" ↔ "11 1111 1110") from actual conversion characteristics.
- Differential linearity error (unit : LSB) The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value.
- Total error (unit : LSB)

The difference between theoretical and actual conversion values.



(Continued)




(3) Notes on Using A/D Converter

• Input impedance of the analog input pins

The A/D converter used for the MB89470 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for 16 instruction cycles after activation A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low.


Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μ F for the analog input pin.




Sample hold circuit	MB89475 MB89PV470	MB89P475
R : analog input equivalent resistance	2.2 kΩ	2.6 kΩ
C : analog input equivalent capacitance	45 pF	28 pF

EXAMPLE CHARACTERISTICS


• "L" level output voltage




• "H" level output voltage



• "H" level input voltage/"L" level input voltage







V_{IHS} : Threshold when input voltage in hysteresis characteristics is set to "H" level. V_{ILS} : Threshold when input voltage in hysteresis

characteristics is set to "L" level.


• Power supply current (External clock)



(Continued)



• Pull-up resistance




■ MASK OPTIONS

No.	Part number	MB89475	MB89P475	MB89PV470
	Specifying procedure	Specify when ordering mask	Setting not possible	Setting not possible
1	Selection of clock mode Single clock mode Dual clock mode 	Selectable	101/102 : Single clock 201/202 : Dual clock	101 : Single clock 201 : Dual clock
2	 Selection of oscillation stabilization time (OSC) The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WTM1 and WTM0 bits on the right. 	1 : 2 ¹⁴ /Fсн 2 : 2 ¹⁷ /Fсн	Fixed to oscillation stabilization time of 2 ¹⁸ /F _{CH}	Fixed to oscillation stabilization time of 2 ¹⁸ /F _{CH}
3	Selection of power-on stabilization time • Nil • 2 ¹⁷ /F _{CH}	Selectable	Fixed to power-on sta- bilization time of 2 ¹⁷ /F _{CH}	Fixed to nil


■ ORDERING INFORMATION


Part number	Package	Remarks	
MB89475PFM MB89P475-101PFM MB89P475-102PFM MB89P475-201PFM MB89P475-202PFM	48-pin Plastic QFP (FPT-48P-M13)		
MB89475PFV MB89P475-101PFV MB89P475-102PFV MB89P475-201PFV MB89P475-202PFV	48-pin Plastic LQFP (FPT-48P-M05)	101 : Single clock, without content protection 102 : Single clock, with content protection 201 :	
MB89475P-SH MB89P475-101P-SH MB89P475-102P-SH MB89P475-201P-SH MB89P475-202P-SH	48-pin Plastic SH-DIP (DIP-48P-M01)	 Dual clock, without content protection 202 : Dual clock, with content protection 	
MB89PV470-101CF MB89PV470-201CF	48-pin Ceramic MQFP (MQP-48C-P01)		

■ PACKAGE DIMENSIONS




(Continued)





(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0303 © FUJITSU LIMITED Printed in Japan